|
 Using SystemVerilog |
|
||||||||||||||
| Home | | | Contents | | | Reviews | | | Ask | | | Errata | | | Resources | | | Guild | | | Order | ||
|
|
Reviews |
| If you wish to write a review, simply send it via email to janick@bergeron.com. | |
|
|
|
"An invaluable reference for verification and
design engineers alike! Following in the foot steps
of the author's previous works on Writing
Testbences, this book is among the most
comprehensive texts on modern day hardware
verification. It boasts the emerging SystemVerilog
standard language to provide a well-organized,
in-depth account of the many facets of the entire
design verification process."
XtremeEDA Corp. | |
|
|
|
"If you are about to read the Verification
Methodology Manual for SystemVerilog, I suggest you
stop and read this book first. This book, Writing
Testbenches using SystemVerilog, builds on the
wealth of information from previous versions of
Bergeron's book which has become the lynch pin of
many companies' verification strategy, now refreshed
and retargeted for the SystemVerilog
language. Bergeron provides a well paced
introduction to Object Oriented programming for
verification, the creation of abstract models and
the correct way to build up testbenches that are
both flexible and reusable. I also appreciate the
attached side comments which allow you to skim the
book looking for the specific sections that you are
currently interested in."
|
|